- 5 Resultados
precio mínimo: € 35,39, precio máximo: € 69,43, precio promedio: € 52,46
1
High Performance Embedded Architectures and Compilers - André Seznec
Pedir
por booklooker.de
€ 53,49
Envío: € 2,701
Pedir
Detalles del proveedor
Enlace patrocinado
André Seznec:

High Performance Embedded Architectures and Compilers - Pasta blanda

2012, ISBN: 9783540929895

[ED: Taschenbuch], [PU: Springer Berlin Heidelberg], Neuware - This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architect… Más…

Gastos de envío:Versand nach Deutschland. (EUR 2.70) AHA-BUCH GmbH
cerrar (X)
2
High Performance Embedded Architectures and Compilers - Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo
Pedir
por AbeBooks.de
€ 48,37
Envío: € 0,001
Pedir
Detalles del proveedor
Enlace patrocinado

Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo:

High Performance Embedded Architectures and Compilers - Pasta blanda

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer Berlin Heidelberg], EMBEDDED SYSTEM MIKROCONTROLLER ADA CLUSTER H.264 MULTITHREADING PROCESSING SCHEDULING SCHEME CODECOMPRESSION EXASCALECOMP… Más…

NEW BOOK. Gastos de envío:Versandkostenfrei. (EUR 0.00) moluna, Greven, Germany [73551232] [Rating: 4 (von 5)]
cerrar (X)
3
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber)
Pedir
por Achtung-Buecher.de
€ 55,60
Envío: € 0,001
Pedir
Detalles del proveedor
Enlace patrocinado
Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber):
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - libro nuevo

2009

ISBN: 3540929894

2009 Kartoniert / Broschiert Embedded System, Mikrocontroller, Computerhardware, Systemanalyse und -design, Rechnerarchitektur und Logik-Entwurf, Ada; cluster; H.264; Multithreading; Pr… Más…

Gastos de envío:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
cerrar (X)
4
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Andr? Seznec
Pedir
por AbeBooks.de
€ 69,43
Envío: € 4,661
Pedir
Detalles del proveedor
Enlace patrocinado
Andr? Seznec:
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Pasta blanda

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer], New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000., Books

NEW BOOK. Gastos de envío: EUR 4.66 PBShop.store US, Wood Dale, IL, U.S.A. [8408184] [Rating: 5 (von 5)]
cerrar (X)
5
Pedir
por alibris.co.uk
€ 35,39
Pedir
Detalles y envío
Enlace patrocinado
Theo Ungerer, Joel Emer, Michael Oboyle:
High Performance Embedded Architectures and Compilers: Fourth International Conference, Hipeac 2009, Paphos, Cyprus, January 25-28, 2009 Proceedings - Pasta blanda

2009, ISBN: 9783540929895

Trade paperback, New, US edition. Satisfaction guaranteed! !, [PU: Springer]

Gastos de envío:más gastos de envío Irving, TX, Basi6 International
cerrar (X)
1Dado que algunas plataformas no nos comunican las condiciones de envío y éstas pueden depender del país de entrega, del precio de compra, del peso y tamaño del artículo, de una posible membresía a la plataforma, de una entrega directa por parte de la plataforma o a través de un tercero (Marketplace), etc., es posible que los gastos de envío indicados por eurolibro/terralibro no concuerden con los de la plataforma ofertante.

Datos bibliográficos del mejor libro coincidente

Detalles del libro
High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)
Autor:
Título:
ISBN:

3540929894


This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The 27 revised full papers presented together with 2 invited keynote paper were carefully reviewed and selected from 97 submissions. The papers are organized in topical sections on dynamic translation and optimization, low level scheduling, parallelism and resource control, communication, mapping for CMPs, power, cache issues as well as parallel embedded applications.

Detalles del libro - High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)


EAN (ISBN-13): 9783540929895
ISBN (ISBN-10): 3540929894
Tapa dura
Tapa blanda
Año de publicación: 2009
Editorial: Seznec, Andre, Springer
420 Páginas
Peso: 0,650 kg
Idioma: eng/Englisch

Libro en la base de datos desde 2009-02-19T18:12:41-06:00 (Mexico City)
Página de detalles modificada por última vez el 2023-09-30T05:17:49-06:00 (Mexico City)
ISBN/EAN: 3540929894

ISBN - escritura alterna:
3-540-92989-4, 978-3-540-92989-5
Mode alterno de escritura y términos de búsqueda relacionados:
Autor del libro: seznec, ungerer, michael boyle, marton, emer, michael unger, margaret boyle, joel, andré springer
Título del libro: high performance embedded architectures compilers, lecture notes computer science, paphos

Datos del la editorial

Autor: André Seznec; Joel Emer; Michael O'Boyle; Margaret Martonosi; Theo Ungerer
Título: Lecture Notes in Computer Science; Theoretical Computer Science and General Issues; High Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009
Editorial: Springer; Springer Berlin
420 Páginas
Año de publicación: 2009-01-12
Berlin; Heidelberg; DE
Idioma: Inglés
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
Available
XIII, 420 p.

BC; Hardcover, Softcover / Informatik, EDV/Informatik; Systemanalyse und -design; Verstehen; Informatik; Ada; Cluster; H.264; Multithreading; Processing; Scheduling; Scheme; code compression; exascale computing; heterogenous architectures; hyperthreading; manycore; memory performance; mul; optimization; Computer System Implementation; Arithmetic and Logic Structures; Processor Architectures; Input/Output and Data Communications; Logic Design; Computer Communication Networks; Computerhardware; Rechnerarchitektur und Logik-Entwurf; Netzwerk-Hardware; EA

Invited Program.- Keynote: Challenges on the Road to Exascale Computing.- Keynote: Compilers in the Manycore Era.- I Dynamic Translation and Optimisation.- Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.- Predictive Runtime Code Scheduling for Heterogeneous Architectures.- Collective Optimization.- High Speed CPU Simulation Using LTU Dynamic Binary Translation.- II Low Level Scheduling.- Integrated Modulo Scheduling for Clustered VLIW Architectures.- Software Pipelining in Nested Loops with Prolog-Epilog Merging.- A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.- III Parallelism and Resource Control.- MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.- IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.- A Hardware Task Scheduler for Embedded Video Processing.- Finding Stress Patterns in Microprocessor Workloads.- IV Communication.- Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.- MPSoC Design Using Application-Specific Architecturally Visible Communication.- Communication Based Proactive Link Power Management.- V Mapping for CMPs.- Mapping and Synchronizing Streaming Applications on Cell Processors.- Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.- Accomodating Diversity in CMPs with Heterogeneous Frequencies.- A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.- VI Power.- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.- Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.- HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.- Compiler Controlled Speculationfor Power Aware ILP Extraction in Dataflow Architectures.- VII Cache Issues.- Revisiting Cache Block Superloading.- ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.- In-Network Caching for Chip Multiprocessors.- VIII Parallel Embedded Applications.- Parallel LDPC Decoding on the Cell/B.E. Processor.- Parallel H.264 Decoding on an Embedded Multicore Processor.

Más, otros libros, que pueden ser muy parecidos a este:

Último libro similar:
9783540303176 High Performance Embedded Architectures and Compilers (Conte, Tom Navarro, Nacho Hwu, Wen-mei W. Valero, Mateo Ungerer, Theo)

< para archivar...